

EXHIBIT C

EXHIBIT G

Expert Report – '890 Invalidity Chart
Exhibit [G]


Analysis of Transputer Architecture for U.S. Patent 5,530,890

Transputer Architecture¹ anticipates claims 11, 12, 13, 17, and 19 of the U.S. Patent No. 5,530,890 (the "'890 patent") under at least 35 U.S.C. §§ 102(a), 102(b), and/or 102(g), and renders obvious the '890 patent under 35 U.S.C. § 103 alone and/or in combination with other references.

Claim Language	
Claim 11	
A microprocessor, which comprises	<p>To the extent that the preamble of Claim 11 is limiting, the Transputer Architecture discloses this limitation. For example, the Transputer Reference Manual states:</p> <p style="padding-left: 40px;">The transputer is, therefore, a VLSI device with a processor, memory to store the program executed by the processor, and communication links for direct connection to other transputers.</p> <p>[HTCTP0111887]</p>
a main central processing unit and	<p>The Transputer Architecture discloses this limitation. For example, the Transputer Reference Manual states:</p> <p style="padding-left: 40px;">The transputer is, therefore, a VLSI device with a processor, memory to store the program executed by the processor, and communication links for direct connection to other transputers.</p> <p>[HTCTP0111887]</p> <p>For example, as shown below, the Transputer contains a central processing unit (CPU).</p>

¹ As disclosed by (1) The Transputer References Manual [HTCTP0111842 – HTCTP0112208]; (2) Transputer Instruction Set - A Compiler Writer's Guide [HTCTP10218078 – HTCTP10218250]; and (3) IMS T414 Transputer Product Sheet [HTCTP10218031 – HTCTP10218046].

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	 <p style="text-align: center;">FIG. 5</p> <p>Under the Court’s construction, the Transputer Architecture discloses or renders obvious this limitation. For example, the Transputer Reference Manual discloses the use of multiple Transputers in a network which communicate with each other over point to point communication links. As shown below, every Transputer has four links and each link is able to perform DMA transfers, via a controller, in both directions. Each of the Transputers has the ability to access memory and fetch and execute instructions.</p> <p style="padding-left: 40px;">A transputer can be used in a single processor system or in networks to build high performance concurrent systems. A network of transputers and peripheral controllers is easily constructed using point-to-point communication.</p>

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p>[HTCTP0111924]</p> <p>Furthermore, the Transputer Reference Manual discloses a stack from which values are pushed and popped. Such a stack is also referred to as a Last-In-First-Out (LIFO) data structure. This structure provides simplicity and thus efficiency.</p> <p>Expressions are evaluated on the evaluation stack, and instructions refer to the stack implicitly. For example, the <i>add</i> instruction adds the top two values in the stack and places the result on the top of the stack. The use of a stack removes the need for instructions to respecify the location of their operands.</p> <p>[HTCTP0111890]</p> <p>The '890 patent discusses this same advantage in its specification:</p> <p>A stack has the advantage of faster operation compared to on-chip registers by avoiding the necessity to select source and destination registers. (A math or logic operation always uses the top two stack items as source and the top of stack as destination.)</p> <p>[Ex. B, '890 Patent, Col. 14, Lns. 55-57]</p> <p>Furthermore, to the extent this claim element requires a direct path from each register to the associated ALU input or a direct coupling between them, it would have been obvious to one skilled in the art to implement such a design. For example, Koopman (<i>See</i> HTCTP10218837 – HTCTP10219070) discloses the use of a direct path from each stack register to the associated ALU input and a direct coupling between them:</p>


Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p>[HTCTP10218897]</p> <p>A person of ordinary skill in the art would have been motivated to combine the Koopman reference with the Transputer Architecture to meet this limitation if requiring a direct path or coupling between the ALU and each register because, for example, it would potentially increase performance.</p>
<p>an output of said arithmetic logic unit being connected to said top item register,</p>	<p>The Transputer Architecture discloses or renders obvious this limitation if a direct path from the ALU output to the associated register or a direct coupling between them is not required. For example, the Transputer Reference Manual discloses a system that uses a stack to store the output of the ALU.</p> <p style="padding-left: 40px;">Expressions are evaluated on the evaluation stack, and instructions refer to the stack implicitly. For example, the <i>add</i> instruction adds the top two values in the stack and places the result on the top of the stack. The use of a stack removes the need for instructions to respecify the location of their operands.</p> <p>[HTCTP0111890]</p> <p>To the extent this claim element requires a direct path from the ALU output to the associated register or a direct coupling between them, it would have been obvious to one skilled in the art to implement such a design. For example, Koopman (<i>See</i> HTCTP10218837 – HTCTP10219070) discloses the use of a direct path from the ALU output to the associated register or a direct coupling between them. A person of ordinary skill in the art would have been motivated to combine the Koopman reference with the Transputer Architecture to meet this limitation because, for example, it would potentially increase performance.</p>
<p>said top item register also being connected to provide inputs to an internal data bus,</p>	<p>The Transputer Architecture discloses or renders obvious this limitation. For example, the systems disclosed by the Transputer Reference Manual all use a set of internal data buses to move data:</p> <p style="padding-left: 40px;">Internally, the IMS T 414 consists of a memory, processor and</p>

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language																																											
counter,	<p>Furthermore, the Transputer discloses specific instructions for loop control, which indicates the existence of a loop counter. As shown in Figure 4.15, the Transputer Reference Manual discloses a specific instruction to control looping.</p> <p>Table 4.15: IMS T414 control operation codes</p> <table><tr><th>Operation Code</th><th>Memory Code</th><th>Mnemonic</th><th>Processor Cycles</th><th>Name</th><th>D E</th></tr><tr><td>20</td><td>22F0</td><td>ret</td><td>5</td><td>return</td><td></td></tr><tr><td>1B</td><td>21FB</td><td>ldpi</td><td>2</td><td>load pointer to instruction</td><td></td></tr><tr><td>3C</td><td>23FC</td><td>gajw</td><td>2</td><td>general adjust workspace</td><td></td></tr><tr><td>06</td><td>F6</td><td>gcall</td><td>4</td><td>general call</td><td></td></tr><tr><td>21</td><td>22F1</td><td>lend</td><td>10</td><td>loop end (loop)</td><td>D</td></tr><tr><td></td><td></td><td></td><td>5</td><td>loop end (exit)</td><td>D</td></tr></table> <p>[HTCTP0111984]</p> <p>This is further explained in the Transputer Instruction Set: A Compiler Writer's Guide:</p> <p><i>lend</i> will decrement the iteration count and, if the number of iterations remaining is greater than zero, increment the control variable and subtract Areg from Iptr. If the number of iterations left after the decrement is less than or equal to zero then execution passes to the next instruction.</p> <p>[HTCTP10218113]</p> <p>Additionally, the A register of the Transputer can be used as a loop counter. It can be decremented by an instruction such as ADC -1 and tested using the CJ instruction. [See, e.g., HTCTP10218105, HTCTP10218098].</p> <p>Even if this claim element requires a specific register as a loop counter, such architecture was well known by a person in the art at the time of the invention. For example, the Koopman reference discloses a specific register that may be used as a loop counter. [See, e.g., HTCTP10218898-899].</p>	Operation Code	Memory Code	Mnemonic	Processor Cycles	Name	D E	20	22F0	ret	5	return		1B	21FB	ldpi	2	load pointer to instruction		3C	23FC	gajw	2	general adjust workspace		06	F6	gcall	4	general call		21	22F1	lend	10	loop end (loop)	D				5	loop end (exit)	D
Operation Code	Memory Code	Mnemonic	Processor Cycles	Name	D E																																						
20	22F0	ret	5	return																																							
1B	21FB	ldpi	2	load pointer to instruction																																							
3C	23FC	gajw	2	general adjust workspace																																							
06	F6	gcall	4	general call																																							
21	22F1	lend	10	loop end (loop)	D																																						
			5	loop end (exit)	D																																						

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	 <p>The diagram illustrates the M17 architecture. At the top, a CONTEXT REGISTER and OUTPUT LATCH are connected to an 8-bit I/O BUS. Below these are registers LASTX, X, Y, and Z. X and Y feed into an ALU with inputs A and B. The ALU output goes to a SHIFTER, which then feeds into the Z register. CONTROL LOGIC is connected to the ALU, SHIFTER, and INSTRUCTION CACHE. The INSTRUCTION CACHE (6 registers) feeds into the INSTRUCTION POINTER. The INSTRUCTION POINTER and INDEX register are connected to the PROGRAM MEMORY. The PROGRAM MEMORY has a 16-bit DATA bus and an ADDRESS bus. The ADDRESS bus also connects to the DATA STACK POINTER and RETURN STACK POINTER. The DATA STACK POINTER and RETURN STACK POINTER are connected to the PROGRAM MEMORY's ADDRESS bus.</p> <p>Fig. 4.4 — M17 block diagram.</p> <p>[HTCTP10218898]</p> <p>The top element of the Return Stack is buffered in the INDEX register. The INDEX register doubles as a count-down counter for use in program loops and the instruction repeat feature.</p> <p>[HTCTP10218899]</p> <p>A person of ordinary skill in the art would have been motivated to combine the Koopman reference with the architecture with the Transputer Architecture for this limitation because, for example, it would potentially increase the efficiency of loop execution.</p>

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language																																											
	<p>As a further example, the KDF9 architecture, which was developed in the 1960s, clearly illustrates a system that includes a specific register and incrementer as a loop counter:</p> <p style="padding-left: 40px;">Any main store reference has associated with it a Q-store number (or an implied Q0), and refers to the address specified, augmented by the content of the modifier section. If the letter Q is added to the mnemonic form of the instruction then after the address has been calculated the modifier is changed by addition of the increment and the counter is reduced by one. Jump instructions testing the counters are, of course, provided.</p> <p style="padding-left: 40px;">[HTCTP10218055, the KDF9 Reference]</p> <p>A person of ordinary skill in the art would have been motivated to combine the KDF9 Q-store concept with the Transputer Architecture for this limitation because, for example, it would potentially increase the efficiency of loop execution.</p>																																										
said loop counter being connected to a decrementer,	<p>The Transputer Architecture discloses or renders obvious this limitation as any memory location can serve as a loop counter if a specific register as a loop counter is not required. Furthermore, the Transputer discloses specific instructions for loop control, which indicates the existence of a loop counter connected to a decrementer. As shown in Figure 4.15, the Transputer Reference Manual discloses a specific instruction to control looping:</p> <p style="text-align: center;">Table 4.15: IMS T414 control operation codes</p> <table><tr><th>Operation Code</th><th>Memory Code</th><th>Mnemonic</th><th>Processor Cycles</th><th>Name</th><th>D E</th></tr><tr><td>20</td><td>22F0</td><td>ret</td><td>5</td><td>return</td><td></td></tr><tr><td>1B</td><td>21FB</td><td>ldpi</td><td>2</td><td>load pointer to instruction</td><td></td></tr><tr><td>3C</td><td>23FC</td><td>gajw</td><td>2</td><td>general adjust workspace</td><td></td></tr><tr><td>06</td><td>F6</td><td>gcall</td><td>4</td><td>general call</td><td></td></tr><tr><td>21</td><td>22F1</td><td>lend</td><td>10</td><td>loop end (loop)</td><td>D</td></tr><tr><td></td><td></td><td></td><td>5</td><td>loop end (exit)</td><td>D</td></tr></table> <p style="padding-left: 40px;">[HTCTP0111984]</p> <p>This is further explained in the Transputer Instruction Set: A Compiler Writer's Guide</p>	Operation Code	Memory Code	Mnemonic	Processor Cycles	Name	D E	20	22F0	ret	5	return		1B	21FB	ldpi	2	load pointer to instruction		3C	23FC	gajw	2	general adjust workspace		06	F6	gcall	4	general call		21	22F1	lend	10	loop end (loop)	D				5	loop end (exit)	D
Operation Code	Memory Code	Mnemonic	Processor Cycles	Name	D E																																						
20	22F0	ret	5	return																																							
1B	21FB	ldpi	2	load pointer to instruction																																							
3C	23FC	gajw	2	general adjust workspace																																							
06	F6	gcall	4	general call																																							
21	22F1	lend	10	loop end (loop)	D																																						
			5	loop end (exit)	D																																						

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p>which explains:</p> <p><i>lend</i> will decrement the iteration count and, if the number of iterations remaining is greater than zero, increment the control variable and subtract Areg from Iptr. If the number of iterations left after the decrement is less than or equal to zero then execution passes to the next instruction.</p> <p>[HTCTP10218113]</p> <p>Additionally, the A register of the Transputer can be used as a loop counter. It can be decremented by an instruction such as ADC -1 and tested using the CJ instruction. [See, e.g., HTCTP10218105, HTCTP10218098].</p> <p>Even if this claim element requires a specific register as a loop counter, such architecture was well known by a person in the art at the time of the invention. For example, the Koopman reference discloses a specific register that may be used as a loop counter. [See, e.g., HTCTP10218898-899].</p>


Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p>Fig. 4.4 — M17 block diagram.</p> <p>[HTCTP10218898]</p> <p>The top element of the Return Stack is buffered in the INDEX register. The INDEX register doubles as a count-down counter for use in program loops and the instruction repeat feature.</p> <p>[HTCTP10218899]</p> <p>A person of ordinary skill in the art would have been motivated to combine the Koopman reference with the architecture with the Transputer Architecture for this limitation because, for example, it would potentially increase the efficiency of loop execution.</p>


Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p>As a further example, the KDF9 architecture, which was developed in the 1960s, clearly illustrates a system that includes a specific register and incrementer as a loop counter:</p> <p style="padding-left: 40px;">Any main store reference has associated with it a Q-store number (or an implied Q0), and refers to the address specified, augmented by the content of the modifier section. If the letter Q is added to the mnemonic form of the instruction then after the address has been calculated the modifier is changed by addition of the increment and the counter is reduced by one. Jump instructions testing the counters are, of course, provided.</p> <p style="padding-left: 40px;">[HTCTP10218055]</p> <p>A person of ordinary skill in the art would have been motivated to combine the KDF9 Q-store concept with the Transputer Architecture for this limitation because, for example, it would potentially increase the efficiency of loop execution.</p>
<p>said internal data bus being bidirectionally connected to a stack pointer, return stack pointer, mode register and instruction register,</p>	<p>The Transputer Architecture discloses or renders obvious this limitation. For example, the Transputer includes an internal set of data buses.</p>

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p>['890 Patent, Fig. 2]</p> <p>For example, as shown below, Figure 4.1 of Koopman discloses a return stack pointer. A person of ordinary skill in the art would have been motivated to combine the Koopman reference with the Transputer Architecture for this limitation if, for example, the person is trying to implement a single chip computer with integrated communications suitable for executing stack based processing languages such as FORTH.</p>  <p>Fig. 4.1 — CPU/16 block diagram.</p> <p>[HTCTP10218888]</p>
<p>said stack pointer pointing into said first push down stack,</p>	<p>The Transputer Architecture discloses or renders obvious this limitation. For example, the Transputer Reference Manual's disclosure of the 'workspace pointer' (as discussed above) is a stack pointer.</p>

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p>includes a three register floating-point evaluation stack, containing the AF, BF, and CF registers. When values are loaded onto, or stored from the stack the AF, BF and CF registers push and pop in the same way as the A, B and C registers.</p> <p>[HTCTP0111889]</p> <p>Additionally, it would have been obvious to one of skill in the art to use a stack pointer pointing to a push down stack. Stack pointers had been used for many years (for example in the PDP11, M68000 and i8086) to provide stacks in memory both for procedure calling and for expression evaluation.</p> <p>Furthermore, to the extent this claim element requires the stack pointer to directly address the register stack; it would have been obvious to one skilled in the art to implement such a design. For example, the Koopman reference discloses such architecture as shown below:</p>  <p>Fig. 4.1 — CPU/16 block diagram.</p>

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p style="text-align: center;">[HTCTP10218888]</p> <p>A person of ordinary skill in the art would have been motivated to combine the stack pointer and registers of Koopman with the Transputer Architecture for this limitation if, for example, the person is trying to implement a single chip computer with integrated communications suitable for executing stack based processing languages such as FORTH.</p> <p>Additionally, U.S. Patent Nos. 4,153,933, Blume Jr. et al., issued May 8, 1979, discloses a stack pointer pointing to a push down stack. [<i>See, e.g.</i>, HTCTP10218681, HTCTP10218685, U.S. Patent No. 4,153,933: col. 3, lines 53-58]. One of ordinary skill in the art would have been motivated to combine the Transputer Reference Manual with the '933 Patent to obtain a microprocessor having a stack pointer pointing into a push down stack, as doing so might improve microprocessor performance and/or reduce cost.</p>
<p>said internal data bus being connected to a memory controller, to a Y register of a return push down stack, an X register and a program counter,</p>	<p>The Transputer Architecture discloses or renders obvious this limitation. For example the Transputer Reference discloses the internal data and address buses connected to an external memory controller.</p>

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p>Since a program requires less store to represent it, less of the memory bandwidth is taken up with fetching instructions. Furthermore, as memory is word accessed the processor will receive four instructions for every fetch.</p> <p>[HTCTP0111912]</p>
Claim 17	
17. The microprocessor of claim 11 additionally comprising	See Claim 11 above
<p>A ring oscillator variable speed system clock connected to said main central processing unit and said ring oscillator variable speed system clock being provided in a single integrated circuit.</p>	<p>The Court has construed the claim term “ring oscillator” as “an oscillator having multiple, odd number of inversions arranged in a loop, wherein the oscillator is variable based on the temperature, voltage and process parameters in the environment.”</p> <p>Under the Court’s construction, and HTC’s construction, it would have been obvious to one skilled in the art at the time of the invention to attempt to combine the Transputer with a “ring oscillator variable speed system clock,” to avoid the need of constructing an on-chip Phase Locked Loop. This type of system was disclosed in Introduction to VLSI Systems by Mead & Conway. [See HTCTP10219186 - HTCTP10219618]. The motivation would have been to enable high speed internal operation together with low-speed external interfaces.</p> <p>Process variation in integrated circuit fabrication does not allow accurate resonant networks to be fabricated by usual means, but it is perfectly feasible, indeed essential for self-contained VLSI systems, to generate clock signals on the chip.</p> <p>[HTCTP10219451]</p> <p>The easiest way to build these timers is as chains of inverters. The propagation delay time of such a chain will of course vary with tau, according to the way in which the fabrication process, aging, temperature,</p>


Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p>and power voltage affect tau.</p> <p>[HTCTP10219452]</p> <p>However, these variations only make the inverter chain a better model of the system being clocked than a fixed timer would be, since on the same piece of silicon these variable factors are nearly the same for the clock and for the system.</p> <p>[HTCTP10219452]</p> <p>Clocks that employ these delays as timers are all elaborations of the <i>ring oscillator</i> circuit shown in Fig. 7.9(a). Rings of an odd number of inverters have no stable condition and will oscillate with a period that is some odd submultiple of the delay time twice around the ring.</p> <p>[HTCTP10219453]</p> <p>Additionally, U.S. Patent No. 4,691,124 (“Ledzius”) discloses a “ring oscillator variable speed system clock” based on the Court’s construction of “ring oscillator.” Ledzius describes a variable frequency oscillator whose oscillation frequency is intended to match the timing of on-chip logic circuits under varying environmental conditions. An odd number of inversions arranged in a loop can be identified in this variable frequency oscillator whose speed depends on environmental parameters. It can be stopped and started to allow synchronization with an external interface. Among other things, the speed of the clock is determined by the delay element 52, shown below, which is intended to track the speed of the other components of the system. This clock is used to time the operations of the logic circuits which could be a microprocessor. In this case, I believe that it would be obvious to try to apply the Ledzius technique to the Transputer design. The motivation would have been to enable high speed internal operation together with low-speed external interfaces.</p>

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p>[HTCTP0111985]</p> <p>The Transputer CPU clock generator is described in the Transputer Reference Manual. [See, e.g., HTCTP0111985] The Transputer had a standard 5MHz frequency as an input. It was used as a reference by the internal PLL clock generators to provide high speed internal clocks.</p> <p>This is further described by the Transputer Patents. For example, U.S. Patent No. 4,689,581 (“Talbot”) filed on May 9, 1985 and published on August 25, 1987 [HTCTP0003194-205]. Talbot discloses a PLL clock for a Transputer CPU that was programmed during manufacture to run at a multiple of the 5MHz reference frequency after testing to determine the highest speed the CPU could operate. [See, e.g., HTCTP0111993, HTCTP0112206; see also HTCTP0003200, Talbot Col 3, Lns. 52 - 58]. This patent was one of the first disclosures of a PLL clock generator for a microprocessor.</p>
Claim 19	
19. The microprocessor of claim 11	See Claim 11 above
in which said first push down stack has a first plurality of stack elements configured as latches,	<p>The Transputer Architecture discloses or renders obvious this limitation. For example, the A, B, and C registers disclosed in the Transputer Reference Manual are configured as latches.</p> <p style="padding-left: 40px;">The A, B and C registers which form an evaluation stack, and are the sources and destinations for most arithmetic and logical operations. Loading a value into the stack pushes B into C, and A into B, before loading A. Storing a value from A, pops B into A and C into B.</p> <p>[HTCTP0111890]</p>
a second plurality of stack elements configured as a random access memory, said first and second	<p>The Transputer Architecture discloses or renders obvious this limitation. For example, the Transputer has A, B, and C registers that can be considered the “first plurality.” The internal Transputer memory can be used to provide a “second plurality,” and an external</p>

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
<p>plurality of stack elements and said central processing unit being provided in a single integrated circuit, and a third plurality of stack elements configured as a random access memory external to said single integrated circuit.</p>	<p>memory can be used to provide a “third plurality.” [See, e.g., HTCTP0111913].</p> <p>Furthermore, such architecture was well known in the art at the time of the '890 patent. For example, the Koopman reference discloses such a system:</p>  <p>Fig. 5.1 — FRISC 3 block diagram.</p> <p>[HTCTP10218925]</p> <p>One of the innovative features of the FRISC 3 is the use of stack management logic associated with the stack pointers. This logic</p>

Expert Report – '890 Invalidity Chart
Exhibit [G]

Claim Language	
	<p>automatically moves stack items between the 16-word on-chip stacks and a program memory stack spilling area to guarantee that the on-chip stack buffers never experience an overflow or underflow. This logic steals program memory cycles from the processor to accomplish this, avoiding the extra stack data pins on the chip in exchange for a small performance degradation spread throughout program execution. The designers of the FRISC 3 call this feature a stack cache, because it caches the top few stack elements for quick access on-chip. This cache is not like normal data or instruction caches in that it does not employ an associative memory lookup structure to allow access to data residing in scattered areas of memory.</p> <p>[HTCTP10218926]</p> <p>A person of ordinary skill in the art would have been motivated to combine the “stack management logic” of the Koopman reference with the Transputer Architecture in trying to implement a single chip computer with integrated communications suitable for executing stack based processing languages such as FORTH.</p>